sky130_fd_sc_hs__dlxbp

Delay latch, non-inverted enable, complementary outputs

This is a stub of cell description file

  • Cell name: sky130_fd_sc_hs__dlxbp

  • Type: cell

  • Verilog name: sky130_fd_sc_hs__dlxbp

  • Library: sky130_fd_sc_hs

  • Inputs: 2 (D, GATE)

  • Outputs: 2 (Q, Q_N)

sky130_fd_sc_hs__dlxbp symbols

../../../../../_images/sky130_fd_sc_hs__dlxbp.symbol.svg
../../../../../_images/sky130_fd_sc_hs__dlxbp.pp.symbol.svg

sky130_fd_sc_hs__dlxbp schematic

contents/libraries/sky130_fd_sc_hs/cells/dlxbp/sky130_fd_sc_hs__dlxbp.schematic.svg

sky130_fd_sc_hs__dlxbp GDSII layouts

../../../../../_images/sky130_fd_sc_hs__dlxbp_1.svg

sky130_fd_sc_hs__dlxbp_1