sky130_fd_sc_hs__dfrtp

Delay flop, inverted reset, single output

This is a stub of cell description file

  • Cell name: sky130_fd_sc_hs__dfrtp

  • Type: cell

  • Verilog name: sky130_fd_sc_hs__dfrtp

  • Library: sky130_fd_sc_hs

  • Inputs: 3 (RESET_B, CLK, D)

  • Outputs: 1 (Q)

sky130_fd_sc_hs__dfrtp symbols

../../../../../_images/sky130_fd_sc_hs__dfrtp.symbol.svg
../../../../../_images/sky130_fd_sc_hs__dfrtp.pp.symbol.svg

sky130_fd_sc_hs__dfrtp schematic

contents/libraries/sky130_fd_sc_hs/cells/dfrtp/sky130_fd_sc_hs__dfrtp.schematic.svg

sky130_fd_sc_hs__dfrtp GDSII layouts

../../../../../_images/sky130_fd_sc_hs__dfrtp_1.svg

sky130_fd_sc_hs__dfrtp_1

../../../../../_images/sky130_fd_sc_hs__dfrtp_2.svg

sky130_fd_sc_hs__dfrtp_2

../../../../../_images/sky130_fd_sc_hs__dfrtp_4.svg

sky130_fd_sc_hs__dfrtp_4