sky130_fd_sc_hd__sdfrbp¶
Scan delay flop, inverted reset, non-inverted clock, complementary outputs
This is a stub of cell description file
Cell name: sky130_fd_sc_hd__sdfrbp
Type: cell
Verilog name: sky130_fd_sc_hd__sdfrbp
Library: sky130_fd_sc_hd
Inputs: 5 (CLK, D, SCD, SCE, RESET_B)
Outputs: 2 (Q, Q_N)
sky130_fd_sc_hd__sdfrbp symbols¶
 |
 |
sky130_fd_sc_hd__sdfrbp schematic¶
sky130_fd_sc_hd__sdfrbp GDSII layouts¶
sky130_fd_sc_hd__sdfrbp_1¶
sky130_fd_sc_hd__sdfrbp_2¶