sky130_fd_sc_hd__dfrtn¶
Delay flop, inverted reset, inverted clock, complementary outputs
This is a stub of cell description file
Cell name: sky130_fd_sc_hd__dfrtn
Type: cell
Verilog name: sky130_fd_sc_hd__dfrtn
Library: sky130_fd_sc_hd
Inputs: 3 (CLK_N, D, RESET_B)
Outputs: 1 (Q)
sky130_fd_sc_hd__dfrtn symbols¶
 |
 |
sky130_fd_sc_hd__dfrtn schematic¶
sky130_fd_sc_hd__dfrtn GDSII layouts¶
sky130_fd_sc_hd__dfrtn_1¶