:cell:`sky130_fd_sc_hs__dlxtp`
==============================

**Delay latch, non-inverted enable, single output**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hs__dlxtp`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hs__dlxtp
-  **Library**: sky130_fd_sc_hs
-  **Inputs**:  2 (D, GATE)
-  **Outputs**: 1 (Q)

:cell:`sky130_fd_sc_hs__dlxtp` symbols
--------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hs__dlxtp.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hs__dlxtp.pp.symbol.svg

:cell:`sky130_fd_sc_hs__dlxtp` schematic
----------------------------------------

.. figure:: sky130_fd_sc_hs__dlxtp.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hs__dlxtp` GDSII layouts
--------------------------------------------



.. figure:: sky130_fd_sc_hs__dlxtp_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hs__dlxtp_1