:cell:`sky130_fd_sc_hdll__o21ba`
================================

**2-input OR into first input of 2-input AND, 2nd input inverted**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hdll__o21ba`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hdll__o21ba
-  **Library**: sky130_fd_sc_hdll
-  **Inputs**:  3 (A1, A2, B1_N)
-  **Outputs**: 1 (X)

:cell:`sky130_fd_sc_hdll__o21ba` symbols
----------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hdll__o21ba.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hdll__o21ba.pp.symbol.svg

:cell:`sky130_fd_sc_hdll__o21ba` schematic
------------------------------------------

.. figure:: sky130_fd_sc_hdll__o21ba.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hdll__o21ba` GDSII layouts
----------------------------------------------



.. figure:: sky130_fd_sc_hdll__o21ba_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__o21ba_1


.. figure:: sky130_fd_sc_hdll__o21ba_2.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__o21ba_2


.. figure:: sky130_fd_sc_hdll__o21ba_4.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__o21ba_4