:cell:`sky130_fd_sc_hdll__a22oi`
================================

**2-input AND into both inputs of 2-input NOR**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hdll__a22oi`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hdll__a22oi
-  **Library**: sky130_fd_sc_hdll
-  **Inputs**:  4 (A1, A2, B1, B2)
-  **Outputs**: 1 (Y)

:cell:`sky130_fd_sc_hdll__a22oi` symbols
----------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hdll__a22oi.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hdll__a22oi.pp.symbol.svg

:cell:`sky130_fd_sc_hdll__a22oi` schematic
------------------------------------------

.. figure:: sky130_fd_sc_hdll__a22oi.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hdll__a22oi` GDSII layouts
----------------------------------------------



.. figure:: sky130_fd_sc_hdll__a22oi_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__a22oi_1


.. figure:: sky130_fd_sc_hdll__a22oi_2.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__a22oi_2


.. figure:: sky130_fd_sc_hdll__a22oi_4.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hdll__a22oi_4