:cell:`sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap`
=======================================================

**Level-shift buffer, low-to-high, isolated well on input buffer, vpb/vnb taps, double-row-height cell**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap
-  **Library**: sky130_fd_sc_hd
-  **Inputs**:  1 (A)
-  **Outputs**: 1 (X)

:cell:`sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap` symbols
---------------------------------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap.pp.symbol.svg

:cell:`sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap` schematic
-----------------------------------------------------------------

.. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap` GDSII layouts
---------------------------------------------------------------------



.. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1


.. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2


.. figure:: sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4