:cell:`sky130_fd_sc_hd__lpflow_clkbufkapwr`
===========================================

**Clock tree buffer on keep-alive power rail**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hd__lpflow_clkbufkapwr`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hd__lpflow_clkbufkapwr
-  **Library**: sky130_fd_sc_hd
-  **Inputs**:  1 (A)
-  **Outputs**: 1 (X)

:cell:`sky130_fd_sc_hd__lpflow_clkbufkapwr` symbols
---------------------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr.pp.symbol.svg

:cell:`sky130_fd_sc_hd__lpflow_clkbufkapwr` schematic
-----------------------------------------------------

.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hd__lpflow_clkbufkapwr` GDSII layouts
---------------------------------------------------------



.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_clkbufkapwr_1


.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr_16.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_clkbufkapwr_16


.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr_2.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_clkbufkapwr_2


.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr_4.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_clkbufkapwr_4


.. figure:: sky130_fd_sc_hd__lpflow_clkbufkapwr_8.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__lpflow_clkbufkapwr_8