:cell:`sky130_fd_sc_hd__clkdlybuf4s15`
======================================

**Clock Delay Buffer 4-stage 0.15um length inner stage gates**

*This is a stub of cell description file*

-  **Cell name**: :cell:`sky130_fd_sc_hd__clkdlybuf4s15`
-  **Type**: cell
-  **Verilog name**: sky130_fd_sc_hd__clkdlybuf4s15
-  **Library**: sky130_fd_sc_hd
-  **Inputs**:  1 (A)
-  **Outputs**: 1 (X)

:cell:`sky130_fd_sc_hd__clkdlybuf4s15` symbols
----------------------------------------------

.. list-table:: 

    * - .. figure:: sky130_fd_sc_hd__clkdlybuf4s15.symbol.svg
      -
      - .. figure:: sky130_fd_sc_hd__clkdlybuf4s15.pp.symbol.svg

:cell:`sky130_fd_sc_hd__clkdlybuf4s15` schematic
------------------------------------------------

.. figure:: sky130_fd_sc_hd__clkdlybuf4s15.schematic.svg
    :align: center

:cell:`sky130_fd_sc_hd__clkdlybuf4s15` GDSII layouts
----------------------------------------------------



.. figure:: sky130_fd_sc_hd__clkdlybuf4s15_1.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__clkdlybuf4s15_1


.. figure:: sky130_fd_sc_hd__clkdlybuf4s15_2.svg
    :align: center
    :width: 50%

    sky130_fd_sc_hd__clkdlybuf4s15_2